Side Navigation

X

JEDEC JESD75-3

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS
standard by JEDEC Solid State Technology Association, 07/01/2001

JEDEC JESD 24-7 (R2002)

ADDENDUM No. 7 to JESD24 – COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt DURING REVERSE RECOVERY OF POWER TRANSISTORS
Amendment by JEDEC Solid State Technology Association, 08/01/1982

JEDEC JESD22-A120A

TEST METHOD FOR THE MEASUREMENT OF MOISTURE DIFFUSIVITY AND WATER SOLUBILITY IN ORGANIC MATERIALS USED IN INTEGRATED CIRCUITS
standard by JEDEC Solid State Technology Association, 01/01/2008

JEDEC JESD 8-11A.01

ADDENDUM No. 11A.01 to JESD8 – 1.5 V +/- 0.1 V (NORMAL RANGE) AND 0.9 – 1.6 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUITS
standard by JEDEC Solid State Technology Association, 09/01/2007

JEDEC JESD28-A

A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS
standard by JEDEC Solid State Technology Association, 12/01/2001

JEDEC JESD99C

Terms, Definitions, and Letter Symbols for Microelectronic Devices
standard by JEDEC Solid State Technology Association, 12/01/2012

JEDEC J-STD-609

MARKING AND LABELING OF COMPONENTS, PCBs AND PCBAs TO IDENTIFY LEAD (Pb), Pb-FREE AND OTHER ATTRIBUTES
standard by JEDEC Solid State Technology Association, 05/01/2007

JEDEC JESD72A

TEST METHODS AND ACCEPTANCE PROCEDURES FOR THE EVALUATION OF POLYMERIC MATERIALS
standard by JEDEC Solid State Technology Association, 03/01/2018